(10)

| Roll Tota | _ | o. of Questions : 08 | | Total No. of Pages: 02 |
|--------------|-----------------|---|----------------------------|-----------------------------------|
| | | • | • | , |
| Time | Max. Marks: 100 | | | |
| 1. 2. | Atte | TION TO CANDIDATES: mpt any FIVE questions out of h question carries TWENTY ma | _ | |
| Q1 | a. | Convert the following hex number | rs into its equivalent | decimal number |
| | | i. 6B9H | ii. 6D.3AH | (6) |
| | b. | Perform the following: | | (6) |
| | | Convert to binary: $(19.75)_{10} = ($ |)2 | |
| | | Convert to octal: $(F4D2)_{16} = ($ |)10 | |
| | c. | What is difference between an u examples. | nsigned and signed | number? Explain with suitable (8) |
| Q2 | a. | Implement the function $f = \sum m$ | $(0,2,3,4,6,7,8) + \phi(1$ | ,11,15) by using QM method. (8) |
| | b. | Draw the logic diagram to imple of logic gates | ment the Boolean eq | uation using minimum number (12) |
| | | $Y = \left\{ \left(\overline{A}.B.C \right) \left(A.\overline{B} + \overline{B} + \overline{C} \right) \right\} + C.\overline{B}$ | Ō | |
| Q3 | a. | Simplify the following using K-m | ap | (10) |

1 | M-74136 (S9)-1084

b. What is a binary cell? Design a binary cell mentioning all appropriate design steps.

 $F(A,B,C,D) = CDE + \overline{A}B\overline{C}\overline{E} + \overline{A}BDE + \overline{A}BC\overline{E}$

| Q4 | a. | Describe various methods of converting a flow chart into MDS diagram with example. | (10) | | |
|----|----|---|--------------|--|--|
| | b. | Design a circuit to convert RS flip-flop to JK flip-flop. | (10) | | |
| Q5 | a. | Explain the design steps for traditional synchronous sequential circuits. | (10) | | |
| | b. | Design a 3-bit, Mod-5 self correcting binary counter. | (10) | | |
| Q6 | a. | Explain the design steps which can be used as logical design process development of asynchronous circuits | ses for (12) | | |
| | b. | What do you mean by FPGA? Discuss all the types of FPGA. | (8) | | |
| Q7 | a. | Discuss various data types and logic operators available in VHDL. | (10) | | |
| | b. | Write a VHDL code for Full Adder circuit. | (10) | | |
| Q8 | W | Write a note on : | | | |
| | a. | Faults in digital circuits. | | | |
| | b. | Races and Cycles. | | | |
| | c. | MEV approaches. | | | |

2 | M-74136 (S9)-1084