Roll No.

Total No. of Questions : 08

## M.Tech.(VLSI D) (2016 & Onwards) EL-III (Sem.–2) LOW POWER VLSI DESIGN Subject Code : MTVL-209 M.Code : 74265

Time: 3 Hrs.

Max. Marks : 100

Total No. of Pages : 01

## **INSTRUCTIONS TO CANDIDATES :**

- 1. Attempt any FIVE questions out of EIGHT questions.
- 2. Each question carries TWENTY marks.

1.	a.	What is the need of low power VLSI chips? Explain the impact of technolog scaling.	gy on 10
	b.	Derive an expression for short circuit power dissipation of a CMOS inverter.	10
2.	a.	Explain the circuit level technique for minimization of power dissipation.	12
	b.	How dynamic dissipation in CMOS effect the performance of the device?	8
3.	W da FI	ith neat diagrams explain the dual bit type signal model for DSP system. Explain ta path module is characterized for a module with one input and one output su FO queue, with relevant capacitance and power expression?	how ch as 20
4.	a.	Explain about the modelling and analysis of a transistor using SPICE.	10
	b.	Give the expression for entropy. Discuss the entropy based power estimation met	hod. 10
5.	a.	With circuit examples, explain the difference transformation methods used for reorganization.	gate 10
	b.	Explain the concept of bus invert encoding with relevant expressions.	10
6.	a.	With an illustration control data flow graph and hardware architecture, explain flow graph transformation with operation reduction.	n the 10
	b.	Explain guarded evaluation technique to reduce switching activities.	10
7.	a.	Explain the concept of buffer insertion in an equal path length clock tree balance buffer insertion.	using 10
	b.	Explain guarded evaluation technique to reduce switching activities.	10
8.	W arc	ith a neat block diagram, explain the design flow at algorithm level. Describe thitecture level estimation and synthesis.	e the 20

## NOTE : Disclosure of Identity by writing Mobile No. or Making of passing request on any page of Answer Sheet will lead to UMC against the Student.

**1** M-74265